Settings
Fast Delivery
Free Shipping
Incoterms
Payment Types
Marketplace Product
Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Slide 31
Slide 32
Slide 33
Slide 34
Slide 35
Slide 36
Product List
One final important point to note about the biasing of the circuit shown, the receive side of the AD5933 is hard biased at VDD/2 by design. Therefore, in order to prevent the output of the external amplifier (the attenuated AD5933 Range 1 excitation signal) from saturating the receive side amplifiers of the AD5933, a voltage equal to VDD/2 is required to be applied to the non inverting terminal of the external amplifier.
PTM Published on: 2007-09-17
Australia